Determination and Study of MOSFET Technology Current
نویسندگان
چکیده
CMOS Technology Dependent Current (I0) is a transistor parameter needed to define the inversion coefficient of the transistor. Designers using the gm/ID design methodology may determine I0 directly from the EKV model parameters. The paper proposes a simple algorithm for finding I0 from semiconductor foundries that support any MOSFET models, such as BSIM3 and PSP. Through the repeated use of this method the paper resolves several fundamental questions related to the use of the technology current in CMOS analog design. It is shown that I0 is bias and process dependent. The paper studies the dependence of I0 on VDS and L. The impact of process corners on I0 tolerances and on the design performance is also studied. It is demonstrated that such tolerance effects may be significant even in a simple amplifier circuit. Yet it is shown that the assumption of a constant I0 that significantly simplifies submicron CMOS analog design has no adverse impact on the accuracy of the design. The paper also shows that the transconductance efficiency vs. inversion coefficient MOSFET curve is not affected by process corners thus providing an additional substantiation to the claimed universality of such MOSFET curves. The paper results pave the way to the use of Binkley's Operating Plain design method for transistor models that are other than the EKV model. 1
منابع مشابه
An experimental study on the determination of gantry angle and SSD dependencies of TLD and MOSFET dosimeter systems
Background: The purpose of this study was to investigate the various gantry angle and SSD dependencies of TLD and MOSFET dosimeters. Materials and Methods: LiF (Mg) TLD and MOSFET were used in this study. Dosimeter systems were calibrated and then irradiated at various gantry angle and SSD by applying 6 MV photon energy. Results: Based on the results, MOSFET changes were found to be in 2% range...
متن کاملImprovement of a Nano-scale Silicon on Insulator Field Effect Transistor Performance using Electrode, Doping and Buried Oxide Engineering
In this work, a novel Silicon on Insulator (SOI) MOSFET is proposed and investigated. The drain and source electrode structures are optimized to enhance ON-current while global device temperature and hot carrier injection are decreased. In addition, to create an effective heat passage from channel to outside of the device, a silicon region has embedded in the buried oxide. In order to reduce th...
متن کاملA Novel Hybrid Nano Scale MOSFET Structure for Low Leak Application
In this paper, novel hybrid MOSFET(HMOS) structure has been proposed to reduce the gate leakage current drastically. This novel hybrid MOSFET (HMOS) uses source/drain-to-gate non-overlap region in combination with high-K layer/interfacial oxide as gate stack. The extended S/D in the non-overlap region is induced by fringing gate electric field through the high-k dielectric spacer. The gate leak...
متن کاملImpact of Silicon Wafer Orientation on the Performance of Metal Source/Drain MOSFET in Nanoscale Regime: a Numerical Study
A comprehensive study of Schottky barrier MOSFET (SBMOSFET) scaling issue is performed to determine the role of wafer orientation and structural parameters on the performance of this device within Non-equilibrium Green's Function formalism. Quantum confinement increases the effective Schottky barrier height (SBH). (100) orientation provides lower effective Schottky barrier height in compa...
متن کاملDesign of a Resonant Suspended Gate MOSFET with Retrograde Channel Doping
High Q frequency reference devices are essential components in many Integrated circuits. This paper will focus on the Resonant Suspended Gate (RSG) MOSFET. The gate in this structure has been designed to resonate at 38.4MHz. The MOSFET in this device has a retrograde channel to achieve high output current. For this purpose, abrupt retrograde channel and Gaussian retrograde channels have bee...
متن کامل